Senior Digital/Mixed Signal Design Engineer

Company Name:
AMI Semiconductor
Senior Digital/Mixed Signal Design Engineer Use your Linkedin Profile to help you apply faster!
Job ID 16942
Location Pocatello, ID
Category Engineering
Relocation Approved?
Yes - Regional Relocation
Employee Referral Expense
Position Type Full Time
Work Hours Per Week
Travel Requirements
Required Education Bachelors Degree
Required Experience 8-10 years
Position Description
The successful candidate will be a lead digital/mixed signal engineer responsible for designing, verifying, and validating digital designs that make up a larger mixed signal circuit design.
- Interface with place & route teams, integrated circuits top level Integration teams, and test and reliability teams to design, to test, and to transfer the circuit to a manufacturing state.
- Support other design leads in designing, verifying, and validating digital blocks.
- Interface with customers in defining the requirements of the circuit.
- Perform top level mixed signal simulations as required.
- Help support new design methodologies.
- Use behavioral modeling/writing, verilog and/or Verilog-AMS models of analog and mixed signal circuits, work with NVM blocks (OTP / EE).
- Integrate micro-cores, preferred 8051 and ARM M0 / M3, test vector generation and ensure that appropriate measures are adopted for digital domain test Scan chain insertion, DFT/DFM, BIST, logic equivalency checking, signal integrity checking, etc.
Position Requirements
oExcellent academic qualifications (BSEE required, MSEE a plus).
o10+ years experience with in depth knowledge of digital design concepts, proven experience in digital circuit design, integration of large digital blocks in Mixed-Signal IC, simulation, timing/electrical analysis, Synthesis, verification, STA, Place & Route skills, and Arm core/uP integration.
oDemonstrate digital design implementation and verification including but not limited to RTL coding, synthesis, complex timing constraints, static timing analysis, closing timing, ATPG, and Mixed-signal interface design and debugging.
oAdvanced digital and mixed-signal IC design capability with industry standard tools.
oGood Customer communication and chip specification development skills.
oExcellent silicon evaluation (bench testing) skills.
oExperienced in translating RTL to FPGAs to enable architectural debug & confirmation.
oGenerating vectors for ATE, directly working with test engineers in ATE environment releasing production worthy tests.
oProject management and coordination of resources.
oExperience with industry standard digital design/ASIC tools.
oExperience in UNIX/Linux and some scripting languages (e.g. Perl, shell, tcl, etc).
oSelf-motivated, good communication and able to work well in a team.
Marketing Message
ON Semiconductor (Nasdaq: ONNN) is driving innovation in energy efficient electronics, empowering design engineers to reduce global energy use. The company offers a comprehensive portfolio of energy efficient power and signal management, logic, discrete and custom solutions to help customers solve their unique design challenges in automotive, communications, computing, consumer, industrial, LED lighting, medical, military/aerospace and power supply applications. ON Semiconductor operates a responsive, reliable, world-class supply chain and quality program, and a network of manufacturing facilities, sales offices and design centers in key markets throughout North America, Europe, and the Asia Pacific regions.
We are an Equal Opportunity Employer and do not discriminate against applicants due to race, ethnicity, gender, veteran status, or on the basis of disability or any other federal, state or local protected class.

Don't Be Fooled

The fraudster will send a check to the victim who has accepted a job. The check can be for multiple reasons such as signing bonus, supplies, etc. The victim will be instructed to deposit the check and use the money for any of these reasons and then instructed to send the remaining funds to the fraudster. The check will bounce and the victim is left responsible.